APRON: A Cellular Processor Array Simulation and Hardware Design Tool
نویسندگان
چکیده
منابع مشابه
APRON: A Cellular Processor Array Simulation and Hardware Design Tool
We present a software environment for the efficient simulation of cellular processor arrays (CPAs). This software (APRON) is used to explore algorithms that are designed for massively parallel fine-grained processor arrays, topographic multilayer neural networks, vision chips with SIMD processor arrays, and related architectures. The software uses a highly optimised core combined with a flexibl...
متن کاملDynamic simulation as a design tool for a microactuator array
Dan Reznik Stan Brown John Canny fdreznik,swb,[email protected] Dept. of EECS, UC-Berkeley, Berkeley, CA 94720 USA Abstract— We use dynamic simulation to optimize the design of an existing micro-electromechanical(MEM) device, called the Manipulation Chip (M-Chip). This device contains an excess of 10,000 moving actuators, called resonators, which oscillate torsionally at a few kHz. Parts dro...
متن کاملDesign and Simulation of a Fluidic Micro-Bio-Sensor Based on Resonator Array
In this paper, a fluidic biosensor with possibility to fabricate by Micro-Electro-Mechanical Systems (MEMS) technology is proposed for biomedical mass detection and lab-on-chip applications. This is designed by electromechanical coupling of harmonic micromechanical resonators with harmonic springers as a mechanical resonator array. It can disperse mechanical wave along the array by electrostati...
متن کاملA hardware/software co-simulation environment for micro-processor design with HDL simulator and OS interface
We proposed a hardware/software cosimulation environment using an RTL simulator with a software language interface. The proposed simulation environment introduces the \OS interface (OSIF)," which invokes system calls in the OS on the simulation platform to execute application software. The OSIF consists of data adaption facility and function correspondence management allowing it to cooperate wi...
متن کاملDesign of a Replay Debugger for a Large Cellular Array Processor
The growth of parallel computers has led to a large number of debugging systems being developed for their users. Debuggers are useful in enhancing program performance as well as correctness. It is now noticeable that the increasing size of the parallel machines, and the use of a variety of abstractions by programmers, require new tools for eeective debugging. The LERP de-bugger under developmen...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: EURASIP Journal on Advances in Signal Processing
سال: 2009
ISSN: 1687-6180
DOI: 10.1155/2009/751687